Embedded Deterministic Test
Authors:
- J. TyszerJTJ. Tyszer
- M. KassabMKM. Kassab
- N. MukherjeeNMN. Mukherjee
Top Cited Papers
- 4 May 2004
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
- Vol. 23 (5) , 776-792
Abstract
This paper presents a novel test-data volume-compression methodology called the embedded deterministic test (EDT), which reduces manufacturing test cost by providing one to two orders of magnitude reduction in scan test data volume and scan test time. The presented scheme is widely applicable and easy to deploy because it is based on the standard scan/ATPG methodology and adopts a very simple flow. It is nonintrusive as it does not require any modifications to the core logic such as the insertion of test points or logic bounding unknown states. The EDT scheme consists of logic embedded on a chip and a new deterministic test-pattern generation technique. The main contributions of the paper are test-stimuli compression schemes that allow us to deliver test data to the on-chip continuous-flow decompressor. In particular, it can be done by repeating certain patterns at the rates, which are adjusted to the requirements of the test cubes. Experimental results show that for industrial circuits with test cubes with very low fill rates, ranging from 3% to 0.2%, these schemes result in compression ratios of 30 to 500 times. A comprehensive analysis of the encoding efficiency of the proposed compression schemes is also provided.Keywords
This publication has 35 references indexed in Scilit:
- Convolutional compaction of test responses2004
- Efficient seed utilization for reseeding based compression [logic testing]2003
- Novel techniques for achieving high at-speed transition fault test coverage for Motorola's microprocessors based on PowerPC/spl trade/ instruction set architecture2003
- Embedded deterministic test for low cost manufacturing test2003
- On test data volume reduction for multiple scan chain designs2003
- Test data compressionIEEE Design & Test of Computers, 2003
- Logic BIST for large industrial designs: real issues and case studies2003
- A mixed mode BIST scheme based on reseeding of folding counters2002
- Test data decompression for multiple scan designs with boundary scanIEEE Transactions on Computers, 1998
- Built-in test for circuits with scan based on reseeding of multiple-polynomial linear feedback shift registersIEEE Transactions on Computers, 1995