Portfolio of FinFET memories: Innovative techniques for an emerging technology
Authors:
- 1 November 2008
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- Vol. 01, I-101-101
Abstract
A group of new memory circuit techniques with the emerging FinFET technology are evaluated in this paper. Three independent-gate FinFET SRAM cells and two multi-threshold-voltage (multi-Vt) work-function engineered SRAM cells are compared for data stability, leakage power consumption, and cell area. The highest read stability is provided by the technique based on dynamically tuning the threshold voltages of the data access transistors during the read and write operations with independent-gate-bias. The read stability is enhanced by up to 92% with the minimum sized dynamic independent-gate-bias FinFET SRAM cells as compared to the minimum sized low-threshold-voltage tied-gate FinFET SRAM cells in a 32 nm FinFET technology. Alternatively, the lowest leakage power consumption and the smallest cell area are provided with the work-function engineered multi-Vt FinFET memory cells. The idle mode leakage power and the cell area are reduced by up to 65X and 25.5%, respectively, with the work-function engineered multi-Vt FinFET SRAM cells as compared to a standard low-threshold-voltage (low-Vt) tied-gate FinFET SRAM cell sized for comparable read stability.Keywords
This publication has 11 references indexed in Scilit:
- Work-function engineering for reduced power and higher integration density: An alternative to sizing for stability in FinFET memory circuits2008
- Compact FinFET Memory Circuits with P-Type Data Access Transistors for Low Leakage and Robust Operation2008
- Low Power and Stable FinFET SRAM with Static Independent Gate Bias for Enhanced Integration Density2007
- Cointegration of High-Performance Tied-Gate Three-Terminal FinFETs and Variable Threshold-Voltage Independent-Gate Four-Terminal FinFETs With Asymmetric Gate-Oxide ThicknessesIEEE Electron Device Letters, 2007
- A Comparative Study of 6T and 4T SRAM Cells in Double-Gate CMOS with Statistical Variation2007
- Leakage-Aware Design of Nanometer SoC2007
- An independent-gate FinFET SRAM cell for high data stability and enhanced integration density2007
- 4-terminal FinFETs with high threshold voltage controllahility2004
- Turning silicon on its edgeIEEE Circuits and Devices Magazine, 2004
- Work Function Engineering of Molybdenum Gate Electrodes by Nitrogen ImplantationElectrochemical and Solid-State Letters, 2001