Multistage Charge Pump Design Methodology for Zero-Crossing-Based Amplifiers
- 25 April 2024
- journal article
- research article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
- Vol. 43 (10) , 3292-3296
Abstract
The multistage charge pump in a zero-crossing-based amplifier (ZCBA) presents complex tradeoffs. In this brief, we propose a generalized behavioral model for the ZCBA to quickly predict the optimal charge pump design for a ZCBA based on circuit parameters, without conducting time-consuming transistor-level simulations iteratively. This model enables us to numerically analyze in MATLAB the effects of the circuit parameters, which include the current scaling factor, the number of current sources, current value, and input amplitude, on the settling performance, including overshoot and settling time. The analysis results conclude that there exists an optimal number of stages that yields the fastest settling time for a given total current and load capacitance. Additionally, the settling time exhibits an asymptotic behavior with respect to the total current. To validate this behavioral model, we designed and simulated a transistor-level ZCBA in a 28-nm CMOS process, demonstrating a good agreement between the model analysis and simulation result.Keywords
Funding Information
- Nevada Space Grant Consortium
- National Science and Technology Council, Taiwan (NSTC 112-2221-E-A49-150, NSTC 112-2622-8-A49-013-SB)
This publication has 14 references indexed in Scilit:
- A Multi-Stage Zero-Crossing-Based Amplifier Using Floating-Inverter Amplifier With Background Offset Calibration and Self-Timed Loop2023
- The Digital-Assisted Charge Amplifier: A Digital-Based Approach to Charge AmplificationIEEE Transactions on Circuits and Systems I: Regular Papers, 2022
- A Low-Power Low-Noise Dynamic Comparator With Latch-Embedding Floating Amplifier2020
- A Capacitively Degenerated 100-dB Linear 20–150 MS/s Dynamic AmplifierIEEE Journal of Solid-State Circuits, 2017
- A power-scalable zero-crossing-based amplifier using inverter-based zero-crossing detector with CMFB2016
- A 12 bit 200 MS/s Zero-Crossing-Based Pipelined ADC With Early Sub-ADC Decision and Output Residue Background CalibrationIEEE Journal of Solid-State Circuits, 2014
- A 1-1-1-1 MASH Delta-Sigma Modulator With Dynamic Comparator-Based OTAsIEEE Journal of Solid-State Circuits, 2012
- A 12b, 50 MS/s, Fully Differential Zero-Crossing Based Pipelined ADCIEEE Journal of Solid-State Circuits, 2009
- An 8-bit 20-MS/s ZCBC Time-Domain Analog-to-Digital Data ConverterIEEE Transactions on Circuits and Systems II: Express Briefs, 2009
- Comparator-Based Switched-Capacitor Circuits for Scaled CMOS TechnologiesIEEE Journal of Solid-State Circuits, 2006