A 0.061-pJ/b/dB 28-Gb/s Gradient-Based Maximum Eye Tracking CDR With 2-Tap DFE Adaptation in 28-nm CMOS
- 19 May 2023
- journal article
- research article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Circuits and Systems II: Express Briefs
- Vol. 70 (11) , 3998-4002
Abstract
This brief presents a gradient-based maximum eye tracking (GMET) scheme employed in the forwarded-clock receiver, including baud-rate clock and data recovery (CDR) and 2-tap adaptive decision feedback equalization (DFE). By optimizing the widely used gradient ascent method for robust operation, GMET achieves low computational power and high stability. Also, simultaneous adaptation using the unified algorithm enables low power consumption and low design complexity. Compared with the previous baud-rate CDR, superior performance is demonstrated under high-loss conditions. The prototype receiver is fabricated in 28-nm CMOS and occupies an active area of 0.106 mm2. At the data rate of 28 Gb/s, the receiver consumes 47 mW, corresponding to an energy efficiency of 1.68 pJ/b. Furthermore, with a channel loss of 27.7 dB at the Nyquist frequency, joint operation of the CDR and the DFE adaptation offers measured results with a margin of 0.17 unit interval (UI) at a BER lower than 10-12.Keywords
Funding Information
- Institute of Information and Communications Technology Planning and Evaluation IITP grant funded by the Korea government (2020-0-01307)
- Samsung Electronics Company Ltd.
This publication has 9 references indexed in Scilit:
- A Maximum-Eye-Tracking CDR With Biased Data-Level and Eye Slope Detector for Near-Optimal Timing AdaptationIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2020
- A 0.1-pJ/b/dB 28-Gb/s Maximum-Eye Tracking, Weight-Adjusting MM CDR and Adaptive DFE with Single Shared Error Sampler2020
- A 0.1-pJ/b/dB 1.62-to-10.8-Gb/s Video Interface Receiver With Jointly Adaptive CTLE and DFE Using Biased Data-Level ReferenceIEEE Journal of Solid-State Circuits, 2020
- A 28-Gb/s Receiver With Self-contained Adaptive Equalization and Sampling Point Control Using Stochastic Sigma-Tracking Eye-Opening MonitorIEEE Transactions on Circuits and Systems I: Regular Papers, 2016
- A 0.36 pJ/bit, 0.025 mm ${}^{\text{2}}$ , 12.5 Gb/s Forwarded-Clock Receiver With a Stuck-Free Delay-Locked Loop and a Half-Bit Delay Line in 65-nm CMOS TechnologyIEEE Transactions on Circuits and Systems I: Regular Papers, 2016
- 10.5 A 5.9pJ/b 10Gb/s serial link with unequalized MM-CDR in 14nm tri-gate CMOS2015
- A 2.3-mW, 5-Gb/s Low-Power Decision-Feedback Equalizer Receiver Front-End and its Two-Step, Minimum Bit-Error-Rate Adaptation AlgorithmIEEE Journal of Solid-State Circuits, 2013
- Near-Optimal Equalizer and Timing Adaptation for I/O Links Using a BER-Based MetricIEEE Journal of Solid-State Circuits, 2008
- The method of steepest descent for non-linear minimization problemsQuarterly of Applied Mathematics, 1944