Black-Box Calibration for ADCs With Hard Nonlinear Errors Using a Novel INL-Based Additive Code: A Pipeline ADC Case Study
- 24 February 2017
- journal article
- research article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Circuits and Systems I: Regular Papers
- Vol. 64 (7) , 1718-1729
Abstract
This paper presents a digital nonlinearity calibration technique for ADCs with strong input-output discontinuities between adjacent codes, such as pipeline, algorithmic, and SAR ADCs with redundancy. In this kind of converter, the ADC transfer function often involves multivalued regions, where conventional integral-nonlinearity (INL)-based calibration methods tend to miscalibrate, negatively affecting the ADC's performance. As a solution to this problem, this paper proposes a novel INL-based calibration which incorporates information from the ADC's internal signals to provide a robust estimation of static nonlinear errors for multivalued ADCs. The method is fully generalizable and can be applied to any existing design as long as there is access to internal digital signals. In pipeline or subranging ADCs, this implies access to partial subcodes before digital correction; for algorithmic or SAR ADCs, conversion bit/bits per cycle are used. As a proof-of-concept demonstrator, the experimental results for a 1.2 V 23 mW 130 nm-CMOS pipeline ADC with a SINAD of 58.4 dBc (in nominal conditions without calibration) is considered. In a stressed situation with 0.95 V of supply, the ADC has SINAD values of 47.8 dBc and 56.1 dBc, respectively, before and after calibration (total power consumption, including the calibration logic, being 15.4 mW).Keywords
Funding Information
- Andalusian Government (P0-TIC-5386)
- Spanish Government (TEC2011-28302, TEC2015-68448-R)
- European FEDER Program
This publication has 25 references indexed in Scilit:
- A 1.2 V 10-bit 60-MS/s 23 mW CMOS pipeline ADC with 0.67 pJ/conversion-step and on-chip reference voltages generatorAnalog Integrated Circuits and Signal Processing, 2011
- SAR ADC Algorithm with Redundancy and Digital Error CorrectionIEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences, 2010
- A 14-bit Digitally Self-Calibrated Pipelined ADC With Adaptive Bias Optimization for Arbitrary Speeds Up to 40 MS/sIEEE Journal of Solid-State Circuits, 2006
- A State of the Art on ADC Error Compensation MethodsIEEE Transactions on Instrumentation and Measurement, 2005
- Online Calibration of a Nyquist-Rate Analog-to-Digital Converter Using Output Code-Density HistogramsIEEE Transactions on Circuits and Systems I: Regular Papers, 2004
- A 12-bit 75-MS/s pipelined ADC using open-loop residue amplificationIEEE Journal of Solid-State Circuits, 2003
- Digital-domain self-calibration technique for video-rate pipeline A/D converters using Gaussian white noiseElectronics Letters, 2002
- A digitally self-calibrating 14-bit 10-MHz CMOS pipelined A/D converterIEEE Journal of Solid-State Circuits, 2002
- A 15-b 1-Msample/s digitally self-calibrated pipeline ADCIEEE Journal of Solid-State Circuits, 1993
- A 10-b 20-Msample/s analog-to-digital converterIEEE Journal of Solid-State Circuits, 1992