FPGA based fast and high-throughput 2-slow retiming 128-bit AES encryption algorithm

This publication has 39 references indexed in Scilit:

• Cell array reconfigurable architecture for high-efficiency AES system
  Microelectronics Reliability, 2012
• Design of an ultra high speed AES processor for next generation IT security
  Computers and Electrical Engineering, 2011
• FPGA implementation and performance evaluation of a high throughput crypto coprocessor
  Journal of Parallel and Distributed Computing, 2011
• Pipelined implementation of AES encryption based on FPGA
  2010
• A new methodology to implement the AES algorithm using partial and dynamic reconfiguration
  Integration, 2010
• Pipelined AES on FPGA with support for feedback modes (in a multi-channel environment)
  IET Information Security, 2007
• Reconfigurable system for high-speed and diversified AES using FPGA
  Microprocessors and Microsystems, 2007
• An AES crypto chip using a high-speed parallel pipelined architecture
  Microprocessors and Microsystems, 2005
• High-speed VLSI architectures for the AES algorithm
  IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2004
• Efficient Implementation of Rijndael Encryption in Reconfigurable Hardware: Improvements and Design Tradeoffs
  2003