LionHeart: A Layer-Based Mapping Framework for Heterogeneous Systems With Analog In-Memory Computing Tiles
- 4 March 2025
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Emerging Topics in Computing
- Vol. 13 (4) , 1383-1395
Abstract
When arranged in a crossbar configuration, resistive memory devices can be used to execute Matrix-Vector Multiplications (MVMs), the most dominant operation of many Machine Learning (ML) algorithms, in constant time complexity. Nonetheless, when performing computations in the analog domain, novel challenges are introduced in terms of arithmetic precision and stochasticity, due to non-ideal circuit and device behaviour. Moreover, these non-idealities have a temporal dimension, resulting in a degrading application accuracy over time. Facing these challenges, we propose a novel framework, named LionHeart, to obtain hybrid analog-digital mappings to execute Deep Learning (DL) inference workloads using heterogeneous accelerators. The accuracy-constrained mappings derived by LionHeart showcase, across different Convolutional Neural Networks (CNNs) and one transformer-based network, high accuracy and potential for speedup. The results of the full system simulations highlight runtime reductions and energy efficiency gains that exceed 6×, with a user-defined accuracy threshold for a fully digital floating point implementation.Keywords
All Related Versions
Funding Information
- Swiss NSF Edge-Companions project (10002812)
- EC H2020 FVLLMONTI Project (101016776)
- ACCESS—AI Chip Center for Emerging Smart Systems
- InnoHK funding
- Hong Kong
- SAR
- Swiss State Secretariat for Education
- Research, and Innovation
- SwissChips research project
- EC H2020 WiPLASH (863337)
This publication has 26 references indexed in Scilit:
- Harmonica: Hybrid Accelerator to Overcome Imperfections of Mixed-signal DNN Accelerators2024
- Using the IBM analog in-memory hardware acceleration kit for neural network training and inferenceAPL Machine Learning, 2023
- A full spectrum of computing-in-memory technologiesNature Electronics, 2023
- Hardware-aware training for large-scale and diverse deep learning inference workloads using in-memory computing-based acceleratorsNature Communications, 2023
- A 64-core mixed-signal in-memory compute chip based on phase-change memory for deep neural network inferenceNature Electronics, 2023
- Precision-aware Latency and Energy Balancing on Multi-Accelerator Platforms for DNN Inference2023
- AnalogNAS: A Neural Network Design Framework for Accurate Inference with Analog In-Memory Computing2023
- p-im2col: Simple Yet Efficient Convolution Algorithm With Flexibly Controlled Memory OverheadIEEE Access, 2021
- A Survey Comparing Specialized Hardware And Evolution In TPUs For Neural Networks2020
- A Survey of Accelerator Architectures for Deep Neural NetworksEngineering, 2020