Breaking the Drivability-Threshold-Voltage Trade-off in 40 nm Vertical Gate-All-Around Oxide FETs via Spacer-Defined Offset Engineering
- 1 October 2026
- journal article
- Published by American Chemical Society (ACS) in ACS Applied Materials & Interfaces
- Vol. 18 (40) , 55124-55136
Abstract
Spacer-defined offset engineering is presented as a structural strategy to enhance the on-state current (ION) of vertical gate-all-around (VGAA) amorphous indium–gallium oxide (IGO) field-effect transistors (FETs) while preserving threshold-voltage (VTH) control. Increasing the indium fraction in the IGO channel improved ION but simultaneously caused a pronounced negative VTH shift, revealing an observed trade-off in composition-based channel engineering. To circumvent this limitation, the SiO2 spacer thickness was scaled from 100 to 30 nm while maintaining the optimized IGO 6:3 channel composition. For IGO FETs with a gate length of 40 nm, the average ION increased from 1.24 ± 0.54 to 9.5 ± 1.94 μA as the spacer thickness was reduced from 100 to 30 nm, without inducing a negative VTH shift. For twenty 30-nm-spacer devices, the average VTH and subthreshold swing were 0.29 ± 0.05 V and 71.4 ± 4 mV/dec, respectively, with an apparent drain-induced barrier lowering (DIBL) factor of 3.7 mV/V. Y-function analysis, temperature-dependent measurements, and Technology Computer-Aided Design (TCAD) simulations revealed that the performance enhancement originated from reduced access resistance and electrostatic modulation of the source-side access region, while no statistically distinct spacer-dependent change in the effective source-side injection barrier was resolved. The optimized device also exhibited VTH shifts of only +79 and –26 mV under positive and negative bias-temperature stress, respectively, at 95 °C for 3600 s under effective gate fields of ±3 MV/cm, while the VGAA-based two-transistor zero-capacitor dynamic random-access memory (2T0C DRAM) cell exhibited a retention time exceeding 100 s. These results establish spacer-defined offset engineering as an effective structural design approach for oxide-semiconductor memory transistors that require both high ION and stable VTH operation.Keywords
Funding Information
- National Research Foundation of Korea (RS-2024-00407840)
- National Research Foundation of Korea (RS-2025-25442273)
This publication has 53 references indexed in Scilit:
- Oxygen‐Tunnel Indium Tin Oxide Vertical Channel Transistors with Enhanced Current Density and Reliability for Monolithic 3D Compute‐In‐Memory SystemsAdvanced Functional Materials, 2026
- Hydrogen‐State‐Engineered Oxide Semiconductor Channels Enabling Reliable 2T0C DRAM OperationAdvanced Electronic Materials, 2026
- A Vertically Stackable Split‐Gate Amorphous Oxide Semiconductor 2T0C DRAM for Reducing Capacitive Coupling and Sneak‐Path CurrentAdvanced Materials Technologies, 2025
- Metal-metal bond-induced conduction band reshaping drives performance degradation in short-channel amorphous In-Ga-Zn-O thin-film transistorsComputational Materials Science, 2025
- Contact properties of titanium nitride electrode in vertical channel-all-around indium–gallium–zinc–oxide transistorsJournal of Materials Science: Materials in Electronics, 2024
- Capacitorless Two‐Transistor Dynamic Random‐Access Memory Cells Comprising Amorphous Indium–Tin–Gallium–Zinc Oxide Thin‐Film Transistors for the Multiply–Accumulate OperationAdvanced Materials Technologies, 2024
- Recent progress in InGaZnO FETs for high-density 2T0C DRAM applicationsScience China Information Sciences, 2023
- True Nonvolatile High‐Speed DRAM Cells Using Tailored Ultrathin IGZOAdvanced Materials, 2023
- Toward Advanced High‐k and Electrode Thin Films for DRAM Capacitors via Atomic Layer DepositionAdvanced Materials Technologies, 2022
- Electrical characteristics of solution‐processed InGaZnO thin film transistors depending on Ga concentrationPhysica Status Solidi (a), 2010