A 320-MHz NS TD-ADC-Assisted C/DT Hybrid Pipelined ADC With Single OTA Second-Order RAF
- 8 July 2025
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 60 (10) , 3512-3523
Abstract
This article presents a noise-shaping time-domain analog-to-digital converter (NS TD-ADC)-assisted continuous/discrete time (C/DT) hybrid pipelined ADC architecture in conjunction with a single operational transconductance amplifier (OTA) second-order residue amplifying filter (RAF), facilitating high power efficiency at wideband target. Besides, using a high-speed NS TD-ADC as the 1st-stage sub-quantizer (QTZ) effectively suppresses the tonal behavior due to the low-resolution residue. The RAF exploits the single-amplifier biquad (SAB)-based structure to realize a single OTA second-order filtering, thus simplifying the design and preserving high energy efficiency. The backend DT QTZ is with $2{\times }$ time-interleaved (TI), which eases the compromise between speed and power efficiency in the CT pipelined (CT Pipe) ADC design. Fabricated in a 28-nm process, the design obtains 65.4-dB signal-to-noise and distortion ratio (SNDR) with 320-MHz bandwidth while consuming 56.17 mW from 1.4- to 0.95-V power supplies. The prototype exhibits a dynamic range of 68 dB with a Schreier figure of merit (FoM) of 163 dB, demonstrating a high power efficiency under 2.4-GHz sampling frequency.Keywords
Funding Information
- Guangdong-Hong Kong-Macao Joint Laboratories (2025B1212150003)
- Fundo para o Desenvolvimento das Ciências e da Tecnologia (001/2024/COP, 0092/2023/AFJ)
- University of Macau Research (MYRG-GRG2023-00100-IME)
This publication has 38 references indexed in Scilit:
- A 320MHz BW NS TD-ADC Assisted C/DT Hybrid Pipelined ADC with SAB-based Residue Amplifying Filter2024
- 22.2 A 700MHZ-BW −164dBFS/Hz-Small-Signal-NSD 703mW Continuous-Time Pipelined ADC with On-Chip Digital Reconstruction Achieving <-85dBFS HD3 using Digital Cancellation of DAC Errors2024
- 10.7 A Single-Channel 70dB-SNDR 100MHz-BW 4th-Order Noise-Shaping Pipeline SAR ADC with Residue Amplifier Error Shaping2023
- Analysis of Flash ADC Loading on the Performance of a Continuous-Time Pipelined ADC2022
- A 6GS/s 0.5GHz BW continuous-time 2-1-1 MASH ΔΣ modulator with phase-boosted current-mode ELD compensation in 40nm CMOS2021
- 16.3 A Single-Channel 5.5mW 3.3GS/s 6b Fully Dynamic Pipelined ADC with Post-Amplification Residue Generation2020
- 16.6 An 800MHz-BW VCO-Based Continuous-Time Pipelined ADC with Inherent Anti-Aliasing and On-Chip Digital Reconstruction Filter2020
- 20.7 A 72.6dB-SNDR 100MHz-BW 16.36mW CTDSM with Preliminary Sampling and Quantization Scheme in Backend Subranging QTZ2019
- High speed pipelined ADCs: Fundamentals and variants2018
- 27.6 A 4GS/s 13b pipelined ADC with capacitor and amplifier sharing in 16nm CMOS2016