Automated Design of Reconfigurable Microarchitectures for Accelerators Under Wide-Voltage Scaling

This publication has 25 references indexed in Scilit:

• Dynamically Adaptable Pipeline for Energy-Efficient Microarchitectures Under Wide Voltage Scaling
  IEEE Journal of Solid-State Circuits, 2017
• Design-Oriented Energy Models for Wide Voltage Scaling Down to the Minimum Energy Point
  IEEE Transactions on Circuits and Systems I: Regular Papers, 2017
• Novel Self-Body-Biasing and Statistical Design for Near-Threshold Circuits With Ultra Energy-Efficient AES as Case Study
  IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2014
• A 3 GHz Dual Core Processor ARM Cortex TM -A9 in 28 nm UTBB FD-SOI CMOS With Ultra-Wide Voltage Range and Energy Efficiency Optimization
  IEEE Journal of Solid-State Circuits, 2014
• Ultra-Low Power VLSI Circuit Design Demystified and Explained: A Tutorial
  IEEE Transactions on Circuits and Systems I: Regular Papers, 2012
• DSP Architecture Design Essentials
  2012
• System-Wide Leakage-Aware Energy Minimization Using Dynamic Voltage Scaling and Cache Reconfiguration in Multitasking Systems
  IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2011
• VLSI Physical Design: From Graph Partitioning to Timing Closure
  2011
• Technologies for Ultradynamic Voltage Scaling
  Proceedings of the IEEE, 2010
• Efficient Algorithms for the Problems of Enumerating Cuts by Non-decreasing Weights
  Algorithmica, 2009