Fully Differential 4-V Output Range 14.5-ENOB Stepwise Ramp Stimulus Generator for On-Chip Static Linearity Test of ADCs
- 9 November 2018
- journal article
- research article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Very Large Scale Integration (VLSI) Systems
- Vol. 27 (2) , 281-293
Abstract
This paper presents an on-chip stepwise ramp stimulus generator aimed at static linearity test applications for analog-to-digital converters (ADCs). The proposed ramp stimulus generator is based on a simple switched-capacitor integrator with a constant dc input. The integrator has been conveniently modified to produce a very small integration gain proportional to the capacitance difference of two capacitors, in such a way that the resulting stepwise ramp signal at the output has a step size below the least significant bit (LSB) of the target ADC under test. In order to verify the feasibility of the proposed ramp generation technique, this paper details the design and experimental characterization of a proof-of-concept stepwise ramp generator in a 65-nm CMOS technology. Experimental results on 15 fabricated samples show an average linearity of 14.5 effective bits in a differential output range of ±2 V. Moreover, a discrete-time static linearity measurement strategy is proposed and, as a proof-of-concept validation, it is verified on an off-the-shelf 11-bit ADC using the fabricated generator samples. Experimental results show an accuracy of ±0.3 LSB in the measurement of the integral nonlinearity of the ADC under test.Keywords
This publication has 36 references indexed in Scilit:
- A 12 b 53 mW 195 MS/s Pipeline ADC with 82 dB SFDR Using Split-ADC CalibrationIEEE Journal of Solid-State Circuits, 2015
- Design of an on-chip stepwise ramp generator for ADC static BIST applications2015
- Enhanced double-histogram testElectronics Letters, 2009
- Accurate Testing of Analog-to-Digital Converters Using Low Linearity Signals With Stimulus Error Identification and RemovalIEEE Transactions on Instrumentation and Measurement, 2005
- Analysis of switched-capacitor common-mode feedback circuitIEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 2003
- On-chip ramp generators for mixed-signal BIST and ADC self-testIEEE Journal of Solid-State Circuits, 2003
- Noise analysis of ideal switched-capacitor networksIEEE Transactions on Circuits and Systems I: Regular Papers, 1999
- On-chip analog signal generation for mixed-signal built-in self-testIEEE Journal of Solid-State Circuits, 1999
- Circuit techniques for reducing the effects of op-amp imperfections: autozeroing, correlated double sampling, and chopper stabilizationProceedings of the IEEE, 1996
- Linear, polynomial and exponential ramp generators with automatic slope adjustmentIEEE Transactions on Circuits and Systems I: Regular Papers, 1994