Bias Temperature Instability in 22nm FDSOI Transistors at Cryogenic Temperatures
- 5 October 2025
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 1-5
Abstract
The realization of practical, large-scale quantum computers requires the optimization of classical electronics for cryogenic operation to solve the interconnect bottleneck between quantum processors and control electronics. Devices from Fully-depleted Silicon-on-insulator (FDSOI) technology nodes are ideal for cryogenic operation due to the possibility of tuning the threshold voltage through the back-gate and reducing power consumption. However, they must be assessed in terms of not just their performance but also their reliability at conditions of interest. In this study, we present the Bias Temperature Instability (BTI) characteristics of commercial 22 nm FDSOI transistors optimized for low-power applications at temperatures ranging from 300 K down to 4 K, focusing on the impact of stress time and gate overdrive voltage. We observe that BTI remains active in both pMOS and nMOS at 4K with weak dependencies on stress magnitude and duration. Crucially, recovery from threshold voltage shifts is also slowed down at cryogenic temperatures.Keywords
This publication has 16 references indexed in Scilit:
- Ultra-low-power cryogenic complementary metal oxide semiconductor technologyNature Reviews Electrical Engineering, 2025
- Energy-efficient computing at cryogenic temperaturesNature Electronics, 2024
- Cryogenic Temperature Effects on 16nm FinFet Performance and Mismatch2024
- A Comprehensive Cryogenic CMOS Variability and Reliability Assessment using Transistor Arrays2023
- Fast Measurement of BTI on 28nm Fully Depleted Silicon-On-Insulator MOSFETs at Cryogenic Temperature down to 4K2022
- CMOS Cryo-Electronics for Quantum Computing2020
- Hot Carrier Degradation in Cryo-CMOS2020
- Reliability and Variability of Advanced CMOS Devices at Cryogenic Temperatures2020
- Cryo-CMOS for quantum computing2016
- A review of recent MOSFET threshold voltage extraction methodsMicroelectronics Reliability, 2002